Abstract-Design and analysis guidelines for quasi-resonant interconnect networks (QRN) are presented in this paper. The methodology focuses on developing an accurate analytic distributed model of the on-chip interconnect and inductor to obtain both low power and low latency. Excellent agreement is shown between the proposed model and SpectraS simulations. The analysis and design of the inductor, insertion point, and driver resistance for minimum power-delay product is described. A case study demonstrates the design of a quasi-resonant interconnect, transmitting a 5 Gb/s data signal along a 5 mm line in a TSMC 0.18-m CMOS technology. As compared to classical repeater insertion, an average reduction of 91.1% and 37.8% is obtained in power consumption and delay, respectively. As compared to optical links, a reduction of 97.1% and 35.6% is observed in power consumption and delay, respectively.
I. INTRODUCTION
A PRIMARY challenge in high performance, high complexity integrated circuits (ICs) is the on-chip interconnect [1] . Transmitting clock, data, and communications signals over large die areas requires long interconnections among the various circuit modules. Consequently, as technology scales, the interconnect cross section decreases while operating frequencies increase. The impact of these trends on high performance systems is significant. Long interconnects with smaller cross sections exhibit increased capacitance and resistance, resulting in greater power consumption, latency, and signal attenuation. Furthermore, wire inductance can no longer be ignored due to high signal frequencies and long wire lengths. Two figures of merit that determine the length of interconnect in which inductance effects are significant have been described in [2] .
Some of these challenges are evident in the international technology roadmap for semiconductors (ITRS) [1] , as shown in Fig. 1 . According to ITRS predictions, the total on-chip wire length will increase linearly with technology, reaching above 2000 m/cm by the end of this decade [see Fig. 1(a) ]. This trend supports the assumption that long interconnects will be signifi- cant in future technologies. A prediction for resistance-capacitance (RC) interconnect delay is depicted in Fig. 1(b) . The RC delay increases quadratically with technology, reaching above 500 ps (for a 1 mm Cu global wire) by 2010. This trend supports the assumption that long interconnects with small cross sections exhibit increasing latency and delay uncertainty. To combat these phenomena, traditional repeater insertion methods have been widely developed [3] . Unfortunately, as interconnect lengths increase, a larger number of repeaters is required. This results in significant power dissipation, increased delay, and larger area. Low power techniques, therefore, in the form of low swing signaling, have been developed. In [4] , current mode signaling in an ultra-low voltage environment is used to transmit high data rate signals. In this approach, a current sense amplifier at the far end of the line detects a current difference and converts it into a voltage difference. To improve both delay and energy dissipation, a transmitter generating a differential current detected by a current mode sense amplifier at the receiving end has been proposed in [5] . To accommodate differential operation, redundant circuitry is used.
To minimize static power dissipation associated with current mode signaling, an adaptive bandwidth bus architecture based on hybrid current voltage mode repeaters for long RC interconnect has been proposed in [6] . In this approach, the interconnect is divided into smaller segments. Appropriately spaced repeaters amplify the signal and drive the subsequent interconnect segment. An adaptive control unit is placed at the input of the line and connected to a control line, which is common to all of the repeater stages. Contrary to the current mode signaling approach, the authors of [7] and [8] suggest the use of low voltage signaling over long on-chip interconnects. In [7] , a heuristic algorithm for buffer insertion that considers noise, delay, and power is proposed. The method proposed in [8] is based on the so-called swing limited interconnect accelerator. This circuit has a three stage cascade inverter configuration with keepers. The keepers limit the voltage on the interconnect to permit low swing operation. Additional inverters are placed at the output to restore the signal level to full swing.
A different approach exploiting wire inductance at high frequencies is introduced in [9] . Chang et al. [9] suggest that at lower frequencies the resistive part of the interconnect is dominant, behaving as a distributed RC network. At higher frequencies, the inductive component of the transmission line dominates, behaving as a distributed inductance-capacitance (LC) network. In this scheme, a 1-GHz link operating with phase shift keying modulation on a 7.5-GHz sinusoidal carrier is presented. This type of modulation, however, results in relatively large power dissipation and poor spectral efficiency. Alternatively, the authors of [10] propose mitigating the dispersion due to high frequencies by utilizing a return to zero (RZ) signaling scheme in which sharp current pulses transmit data. The transmitted data is modulated to higher frequencies, maximizing the effect of the wire inductance. This approach allows the interconnects to behave in a relatively dispersionless fashion.
As an alternative to electrical interconnects and related electrical limitations, optoelectronic links [11] have been considered. Optical interconnections promise to achieve high bandwidth by providing high density parallel communication channels. The interface between the electrical and optical signals however is a major issue in optoelectronic applications.
In this paper, a low power, low latency on-chip interconnect design methodology is proposed. The methodology is based on inserting an on-chip spiral inductor to resonate the interconnect around the fundamental harmonic of the transmitted signal. In this way, the interconnect capacitance resonates with the inserted on-chip inductance. The fundamental harmonic of the input signal is amplified and transmitted to the output. This approach lowers power consumption, since the energy resonates between the electric and magnetic fields rather than dissipates as heat. Consequently, buffers are eliminated, significantly reducing power consumption and signal latency. This paper is organized into six sections. The use of on-chip resonance in integrated circuits as well as the principle of resonance for data transmission are presented in Section II. The interconnect and spiral inductor models are described in Section III. In Section IV, a quasi-resonant interconnect design methodology is described, followed by a case study demonstrating 5 Gbps data signal distribution along a 5-mm interconnect in Section V. Simulation results and a comparison to other schemes are presented in Section VI. Finally, some conclusions are offered in Section VII. In Appendix A, a receiver circuit is described. The ABCD matrices are reviewed in Appendix B and a derivation of the 50% delay is provided in Appendix C. 
II. PRINCIPLE OF QUASI-RESONANT INTERCONNECTS
Following the invention of the telegraph and the telephone, transmission techniques were developed to accommodate the increasing distance between the transmitter and receiver while supporting a higher transmission rate. Pupin introduced the concept of inserting reactance sources in series with long telegraphic lines in 1899 [12] , [13] . Pupin suggested inserting inductance coils in a network composed of a uniform conductor with a telephonic transmitter and receiver. The inductance coils are inserted in series at periodically recurring locations. The electrical line parameters and the distance between the coils are adjusted to reduce signal attenuation, enabling transmission of speech waves over very long distances. The application of transmission lines with periodic inductors to microwave applications is described in [14] , and is based on Pupin's invention.
The concept of exploiting standing waves in transmission lines was first introduced by Chi in 1994 [15] . A global resonant clock distribution network was later introduced in 2003 by Chan et al. [16] . In this circuit, a set of discrete on-chip spiral inductors and capacitors is attached to a traditional H-tree structure. The capacitance of the clock distribution network resonates with the inductance, while the on-chip capacitors establish a mid-rail dc voltage around which the grid oscillates. This approach lowers the power consumption, skew, and jitter.
Chueh et al. [17] designed and evaluated a two-phase resonant clock generation and distribution system with layout extracted inductor parameters in a 0.13-m CMOS process. The circuit includes a programmable replenishing clock generator and tunable capacitors. Both skew and jitter are reduced with this approach.
A design methodology for resonant clock distribution networks is presented in [18] . Design guidelines based on an accurate distributed transmission model are proposed, supporting low power H-tree clock distribution networks. The design methodology provides tradeoffs among the operating frequency, the size of the on-chip inductors and capacitors, and the output resistance of the driving buffer. A sensitivity analysis of resonant H-tree clock distribution networks is also provided.
The proposed quasi-resonant interconnect network architecture is illustrated in Fig. 2 . The transmitter at the near end of the interconnect modulates the input data signal. The signal modulation supports a quasi-periodic signal with a single resonant frequency. The transmitter is followed by an inverter driving the interconnect. The RLC distributed transmission line is separated by an on-chip spiral inductor inserted at a specific point to resonate the network at a desired frequency for minimum power consumption and delay. The receiver at the far end of the interconnect demodulates the transmitted signal back into the original input bit stream.
Since the fundamental harmonic of the input signal is amplified by the magnitude of the transfer function, the network resonates at a specific target frequency and magnitude. This behavior is required to transfer a full swing sinusoidal signal at the resonance frequency to the far end of the interconnect. To satisfy this objective, consider the output signal in the frequency domain (1) where is the transfer function of the network between the transmitter and the receiver (including the driver), and is the input data bit. The input data signal in the time domain can be represented by a Fourier series, assuming is a periodic signal (2) where is the harmonic of the signal and is the resonant radian frequency. In the case of a periodic square waveform with period time , transition time , and amplitude , the fundamental harmonic (positive and negative) is (3) Equation (1) implies that the required magnitude of the transfer function is 
III. INTERCONNECT AND SPIRAL INDUCTOR MODELS
Accurate models of the quasi-resonant network are presented in this section. Transmission line and on-chip spiral inductor models are described in Section III-A and III-B, respectively.
A. Interconnect Model
As data signal frequencies exceed the multigigahertz regime, distributed models of interconnects are required to accurately incorporate high frequency effects into the system behavior. The wire inductance can no longer be excluded from the model and traveling wave reflections should be characterized by a distributed structure. Using a classical distributed model, an incremental section of line length is modeled as a lumped element circuit. In this representation, , , and are the resistance, inductance, and capacitance per unit length, respectively. The lumped resistance represents the lossy component of the transmission line. 
B. On-Chip Spiral Inductor Model
To accurately account for the parasitic effects of the on-chip spiral inductor, a thirteen lumped element model is used. The physical structure and a lumped model of the on-chip inductor are illustrated in Fig. 3 (a) and (b), respectively. Note that the octagonal on-chip spiral inductor shown in Fig. 3 (a) utilizes Metal 5 and Metal 6 where the two layers are connected by vias. In this manner, the inductor can achieve a higher Q, as analyzed by SPIRAL, a 3-D spiral inductor design and synthesis tool. 1 The capacitance represents the capacitive coupling between the windings of the spiral inductor. The elements and represent the inductance and parasitic resistance, respectively, while and model the skin effect. Also note that incorporates the eddy current effect coupled to the inductor by the coefficient . The parasitic capacitance between the lines and the substrate is modeled by . The parallel and combination models the parasitic resistance and capacitance to the substrate.
IV. DESIGN METHODOLOGY
In this section, the quasi-resonant interconnect design methodology is described. The design of the transmitter and receiver is presented in Section IV-A and IV-B, respectively. The input impedance and transfer function of the quasi-resonant network are analytically characterized in Section IV-C. Based on these expressions, a power consumption model followed by a closed-form analytic expression are developed in Section IV-D. In Section IV-E, closed-form analytic expressions for the signal delay are described. Finally, design guidelines for the quasi-resonant interconnect that minimizes the power-delay product is described in Section IV-F.
A. Transmitter Design
Proper operation of the network requires resonance at a single target frequency. As illustrated in Fig. 4 , the return to zero (RZ) amplitude shift keying modulation scheme is chosen to support the single transmission frequency of the input data. In this scheme, the data is transferred at bits/s. This scheme has three advantages when applied to the proposed quasi-resonant interconnect methodology. The transmitted signal has a single frequency (with amplitude variation, i.e., and 0 V to distinguish between logic one and zero, respectively) designed to match the resonance frequency of the network. Power is dissipated only during transmission of logic one, and only during half of the time period. Finally, no complex circuitry is required to produce this modulation scheme.
The transmitter generates the required modulated signal which is amplified by the buffer chain at the input of the driver (see Fig. 2 ). The proposed modulation scheme, transmitter circuit, transistor level circuit, and simulated signal waveforms are illustrated in Fig. 5 .
To realize the modulation scheme shown in Fig. 5(a) , an AND operation is performed between the clock and the input data followed by a buffer chain, as shown in Fig. 5(b) . The high frequency data rate supported by the quasi-resonant interconnects requires a high speed transmitter and receiver. To maintain high speed operation, a transmission gate-based circuit (consisting of transistors , , , and ) is used for the logic, as shown in Fig. 5(c) . In the case where both the clock and data are at logic one, the transmission gate passes the logic one state to the input of the buffer chain, while the inverter (consisting of transistors and ) turns off transmission gate . In all of the other cases, the logic zero state is passed to the input of the buffer chain.
Transistor restores the voltage (equal to ) associated with the operation of transmission gates and . The input data as well as the modulated signal are shown in Fig. 5(d) . In this example, a "100100111" bit stream is modulated at a 5-GHz operating frequency. Note that the modulated signal follows the return to zero amplitude shift keying scheme, essential for quasiresonant operation.
B. Receiver Design
The receiver located at the far end of the interconnect (see Fig. 2 ) demodulates the transmitted data into the original signal. A logic level description of the proposed receiver circuit, a transistor level circuit, and simulated signal waveforms are depicted in Fig. 6 . The principle of the demodulation scheme is based on a sample and hold (S/H) operation, as shown in Fig. 6(a) . When the clock is high, the switch closes and the data is sampled and transferred. The sampled signal charges (and discharges) the parasitic capacitance . When the clock is low, the switch is open and the logic state is stored (or held) until the following clock cycle. In this manner, the S/H circuit prolongs the duration of the high state signals over the entire clock cycle without altering the duration of the low state signals.
The receiver circuit at the transistor level is shown in Fig. 6(b) . In this circuit, when the clock state is high, transistor turns on and the data is sampled and transferred. When the data state is low, the restorer transistor turns on, maintaining the high state signal at the input of the second inverter (consisting of transistors and ). This mechanism serves a dual purpose. It restores the voltage associated with the transmission gate , and prevents charge leakage by replenishing the charge on the parasitic capacitance of transistors and (through the feedback connection). When the clock logic is low, prevents the charge from leaking. When the data logic is high, transistor turns off and the logic low state is transferred to the output. Finally, when the clock state is low, the previous logic state is preserved until the following clock cycle.
Note that for the receiver to operate properly, the allowed skew between the clock and the incoming modulated data should be less then one quarter of the clock cycle. This constraint is required since the demodulation circuit is level sensitive. To synchronize the clock with the data, a delay element is used, as depicted in Fig. 6(b) . The delay of the arriving modulated data is determined from simulations or the analytic delay expressions presented in Section IV-E. A delay element based on inverters is used as shown in Fig. 6(c) . The delay element provides a course and a fine delay. If course tuning is required (i.e., the delay of a half clock cycle, ), an odd number of inverters is used. If fine tuning is required (i.e., the intrinsic delay of the inverters), an even number of inverters is required. In this manner, for an odd number of inverters, a total delay of is achieved. For an even number of inverters, a total delay of is achieved. and are the intrinsic delay of a single inverter and number of inverters, respectively.
Simulation results of this circuit are presented in Fig. 6(d) . In this example, the output of the modulation circuit shown in Fig. 5(c) drives the demodulation circuit shown in Fig. 6(b) . As depicted in Fig. 6(d) , the output waveform is identical to the input data waveforms illustrated in Fig. 5(d) . An alternative receiver circuit that does not require the interconnect and inverter delay element is presented in Appendix A.
C. Network Input Impedance and Transfer Function
To obtain analytic closed-form expressions of the power consumption and delay of the quasi-resonant interconnect, the input impedance and the transfer function of the network are determined in this subsection. The quasi-resonant network (QRN) (between the transmitter and receiver) including the driver is shown in Fig. 7 . Note that the driver is modeled as a linearized voltage source serially connected with a driver resistance . The load of the interconnect is modeled as a capacitor .
To analyze this type of structure, an accurate analytic model is developed based on ABCD parameters. From transmission line theory, the ABCD matrix for the entire structure is a product of the individual matrices (6) where , , , and are the ABCD matrix of the first interconnect section, the on-chip inductor [based on the model of Fig. 3(b) ], the second interconnect section, and the load capacitance, respectively. These matrices are described in Appendix B. Matrices and are based on the distributed transmission line model presented in Section III-A. From the overall ABCD parameters, the transfer function (excluding the driver resistance) and the input impedance of the system are, respectively
The transfer function of the overall network shown in Fig. 7 (including the driver resistance) is given by (9), where and are the driver and input resistance, respectively, and is the input reactance
The driver resistance is extracted from (9) . Equating to the value obtained from (5) at a specific frequency and solving for results in (10) where and are given by (5) and (7), respectively.
D. Power Consumption Model
The average power consumed by the network shown in Fig. 1 is (11) where and are the average power consumption of the transmitter and receiver, respectively, and is the average power consumption of the quasi-resonant network (including the driver).
The resonant interconnect network is a passive linear network. A one-port network, as depicted in Fig. 8 , can therefore be used to determine . The output impedance of the driver and the input impedance of the network determine the power consumption of the network. Power, defined as the rate at which energy is absorbed [20] , is (12) where is the effective or root-mean square value of any periodic voltage and is (13) where is the time period of the periodic function . The input voltage (see Fig. 8 ) can be expressed in terms of the voltage source function , and is (14) Substituting (13) and (14) into (12) 
E. Signal Delay Model
The total signal delay of the network shown in Fig. 2 is (17) where and are the transmitter and receiver signal delay, respectively, and is the signal delay of the quasiresonant network (including the driver).
A derivation of a closed-form expression for is based on the work of Chen and Friedman [21] . Chen and Friedman [21] based their analysis on a Fourier series, where a time-domain waveform as well as the 50% delay is approximated by the summation of several sinusoids. Although this method is designed for interconnects driven by a periodic signal, it can also be applied to a quasi-resonant network. As shown in Fig. 4 , the QRN is driven by a modulated signal periodic in time with two different symbols for logic one and zero. It can therefore be assumed that a quasi-resonant network is driven by a quasi-periodic signal.
The 50% delay can be expressed as (18) where is a single real root of a third-order polynomial, as described in Appendix C. Note that the value of is in the range of ; otherwise, should be added or subtracted from . In the case of three real roots, the output waveform is not shaped like a square wave and can no longer represent a logic state. Note that the derivation of (18) assumes that the 50% delay is less than .
F. Design Guideline
The QRN design process is summarized as a flow diagram in Fig. 9 . The interconnect geometries, i.e., length, width, and thickness, are designed according to technological constraints and requirements. Once the geometry and transmission frequency are specified, the next step is to determine the line resistance, inductance, and capacitance per unit length. A lookup table for different on-chip inductor magnitudes and the corresponding equivalent lump model parameters (such as depicted in Fig. 3 ) can be extracted from experimental measurements or an electromagnetic field solver. 1 Expressions (16) and (18), developed in Section IV-C to IV-E, are used to optimize the QRN to minimize the power-delay product. Simultaneously solving (16) and (18) for different on-chip inductances and insertion points along the interconnect results in a power-delay product which can be described graphically. The equivalent driver resistance is determined from (10) . The required magnitude of the on-chip inductor, insertion point, and driver resistance to enable optimum power-delay operation are inferred from these graphs.
If the on-chip inductance, insertion point, and driver resistance are not physically realizable, the design cycle is repeated with a different technology, transmission frequency, or interconnect geometry. Once the parameters are determined, the driver is designed based on the specified output resistance. Finally, the transmitter is designed based on the operating frequency and driver input capacitance.
V. CASE STUDY
The design guidelines and principles presented in Section IV and illustrated in Fig. 9 are demonstrated in a case study. This example is based on a TSMC 0.18-m CMOS technology, transmitting data at a 5 Gb/s frequency. The target time period is 200 ps and the rise (fall) time is 20 ps with a supply voltage 1.8 V.
The on-chip octagonal inductor model parameters are extracted from SPIRAL. 1 The spiral inductors (varying between 1 to 10 nH) have been designed and optimized to achieve a maximum Q at 5 GHz.
The layout geometry and configuration of the quasi-resonant network are schematically illustrated in Fig. 10 . To reduce crosstalk and coupling noise from neighboring interconnects, the quasi-resonant interconnect is shielded by two parallel The receiver is based on the topology proposed in Fig. 6(b) and the transistor widths are listed in Table I . The input capacitance of the receiver circuit [i.e., the first buffer shown in Fig. 6(b) ] is 17.4 fF. Once the capacitive load of the interconnect is known, , , and are determined to minimize power and delay. The minimum power-delay product as a function of the on-chip inductance, using (5) to (18) , is shown in Fig. 11(a) . The corresponding insertion point and driver resistance as a function of the on-chip inductance are shown in Figs. 5(b) and (c), respectively. As evident from Fig. 11 , the minimum power-delay product occurs when an inductor 7.5 nH, inserted at 4.3 mm, and a driver resistance of 195 are used. For these parameters, the power consumption and signal delay of the QRN are shown in Fig. 12 .
The magnitude and phase of the QRN transfer function are depicted in the frequency domain, in Fig. 13 . Good agreement between simulations and the proposed analytic expressions for the magnitude and phase of the transfer function is achieved, exhibiting a maximum error of 19.5% and 2.8%, respectively. At a 5-GHz frequency, the magnitude of the transfer function is near resonance, here described as quasi-resonance. This behavior occurs since the addition of the parasitic capacitance of the on-chip spiral inductor reduces the resonant frequency, i.e.,
. The resonance peak, therefore, shifts to a higher frequency. Note that the magnitude of the transfer function reaches 0.8 at a 5-GHz frequency, as determined from (5) .
The real and imaginary parts of the network input impedance are shown in Fig. 14 . With an on-chip inductor 7.5 nH operating at 5 GHz, the input impedance of the network is . Good agreement between simulations and the proposed analytic expressions for the magnitude and phase of the input impedance are achieved, exhibiting a maximum error of 4.3% and 37%, respectively.
The effect of the on-chip inductor on the magnitude of the transfer function is shown in Fig. 15 . In this example, the magnitude of the transfer function reaches 0.8 with a 7.5-nH on- chip TABLE II  SIMULATED AND ANALYTIC POWER CONSUMPTION AND DELAY OF THE RECEIVER, TRANSMITTER, AND QRN   TABLE III  COMPARISON inductor. This behavior implies that a full swing voltage waveform is delivered at the far end only for this inductance.
The driver in this example is a 0.18-m CMOS inverter with . The transmitter is based on the proposed circuit shown in Fig. 5(c) , and the transistor widths are listed in Table I . The transmitter circuit load capacitance (i.e., the input capacitance of the driver) is 52.4 pf. The simulated input and output data signals described in the time domain are shown in Fig. 16 . Note that the square data waveform is distributed to the far end, achieving a full rail-to-rail voltage swing. In this example, a "1000101111" bit stream is transmitted at 5 Gb/s. The simulated and analytic power consumption and delay of the receiver, transmitter, and QRN circuits are listed in Table II. To evaluate the noise performance of the QRN for this case study, eye diagrams of nonresonant and quasi-resonant interconnects are generated by transmitting a random bit stream. To represent a noisy environment, the power supply and ground signals are corrupted by the addition of Gaussian noise, as shown in Fig. 17(a) . The injected noise signal includes low frequencies to emulate the resonances produced by the package inductance and capacitance. From Fig. 17(c) , observe that a large open eye is formed, exhibiting a high signal-to-noise ratio. The high noise rejection exhibited by the QRN is attributed to the detection and transmission of a single harmonic when a high logic level is transmitted. An eye diagram of an interconnect with repeaters is shown in Fig. 17(b) . The jitter of the quasi-resonant interconnect (40 ps) is two times less than the nonresonant interconnect (80 ps).
VI. SIMULATION RESULTS AND COMPARISON
To evaluate the accuracy of the model as compared to simulations, a 5 Gb/s data signal and 0.5, 1, 3, 5, 10, 14, and 20 mm length interconnects are considered, as listed in Table III . Good agreement between simulation and the model is demonstrated, exhibiting an average error of 13.1% and 6.1%, respectively, for the power consumption and delay. The main reason for these discrepancies is due to the assumption of a linear driver model.
To evaluate the proposed methodology as compared to a traditional buffer insertion method, a 5 Gb/s data signal and 0.5, 1, 3, 5, and 10 mm length interconnects are considered, as listed in Table IV . It is a challenge to design repeaters to drive long interconnects at frequencies as high as 5 GHz in a 0.18-m CMOS technology. Hence, signal integrity in this repeater insertion case has been compromised for the sake of this comparison. From Table IV , the average reduction in power consumption and delay is 91.1% and 37.8%, respectively. The performance improvement is due to the repeaterless nature of the quasi-resonant interconnect.
A comparison between the proposed methodology and other aggressive approaches described in the literature is listed in Table V . Interestingly, the greatest reduction in power consumption of 97.1% and delay of 35.6% occurs as compared to [11] . The power consumption overhead in [11] is due to the edge emitting laser modulator at the transmitting edge and the photodiode and signal level restorer at the receiving end of the optical link. This comparison suggests that novel signaling schemes incorporating electrical interconnects outperforms optoelectronic solutions. These results are obtained despite the optical link transmitting a slower signal (3 Gb/s) as compared to the resonant link (5 Gb/s).
With the exception of pulsed current [9] , the resonant link transmits a higher frequency signal than the other methods. The proposed quasi-resonant interconnect methodology outperforms all of the other approaches described in the literature in power and, in most cases, in both power and latency. The primary tradeoff of the proposed methodology is the large area occupied by the on-chip inductor. This additional area is required to achieve a high Q inductor. In more advanced technologies, however, the area required for these inductors will be much lower. A comparison of the total area of repeaters and quasi-resonant methods for different technology nodes is listed in Table VI . The reduction in area overhead for a 50-nm CMOS technology is due to the requirement to insert additional repeaters to overcome the losses associated with long thin wires. Concurrently, the area of the on-chip inductor is lower due to the decrease in wire width and spacing.
VII. CONCLUSION
A methodology is described in this paper for designing quasiresonant interconnect networks. An accurate model is presented based on transmission line theory and a lumped high frequency model of an on-chip spiral inductor. The accuracy of the model enables the design of low power, low latency resonant communication links. The methodology can be used to determine the specific inductance , insertion point , and driver resistance that minimizes the power-delay product.
Good agreement between the proposed model and simulation is exhibited, achieving an average error of 13.1% and 6.1% for the power consumption and delay, respectively. Quasi-resonant interconnects are shown to outperform other technologically aggressive circuit approaches. For buffered lines, an average reduction of 90.5% and 28.3% is obtained in power consumption and delay, respectively. As compared to optical links, a reduction of 97.0% and 35.6% is observed in power consumption and delay, respectively. These results show that quasi-resonant interconnects exhibit superior performance, suitable for high performance, high complexity integrated circuits. APPENDIX A ALTERNATIVE RECEIVER CIRCUIT The receiver circuit located at the far end of the interconnect (see Fig. 2 ) demodulates the transmitted data into the original signal. The proposed receiver circuit and timing diagram are depicted in Fig. 18 .
The receiver circuit consists of three D flip-flops and an OR gate, as shown in Fig. 18(a) . This circuit demodulates the received data regardless of the relative skew between the clock and the modulated signal. Note that and are rising edge flip-flops, and is a falling edge flip-flop. As an example of the operation of the demodulation circuit, consider the timing diagram shown in Fig. 18(b) . At time (rising edge of the clock), senses logic high of the input signal and transfers the signal to node 1. At this point, the output of the OR gate may not be correct. At time (falling edge of the clock), senses logic low and transfers the signal to node 2. At this point, node 3 is logic high. On the next rising edge of the clock (time ), transfers a logic high signal at node 3 to the output. At the same time, senses the next modulated bit. If logic low is sensed by both and , logic low is transferred to the output (as demonstrated in the timing diagram depicted in Fig. 18(b) at time ). The demodulated signal at the output is synchronized with the clock. Note that the delay of the demodulation circuit is relative to the introduced skew. Also note that the skew can be either positive or negative.
APPENDIX B ABCD MATRICES OF THE QUASI-RESONANT NETWORK
The ABCD matrix for a transmission line as depicted in Fig. 7 is (A1) where , , and are the characteristic impedance, propagation constant, and line length, respectively. Similarly, is
To derive the ABCD matrix , the spiral inductor depicted in Fig. 3(b) is simplified into the network shown in Fig. 19 .
From this network, the ABCD matrix is where and
A third order polynomial such as (B5) has either one or three real roots, and a closed-form solution exists. In the case of a single real root , the 50% delay can be calculated from (18) . 
